

WHAT WE CLAIM ARE:

1. A method of manufacturing a semiconductor device comprising the steps of:

(a) forming a polishing stopper layer over a surface of a
5 semiconductor substrate;

(b) forming a trench in said semiconductor substrate by etching said stopper layer and said semiconductor substrate;

(c) forming a first liner insulating layer of silicon oxide over a surface of said semiconductor substrate exposed in said trench;

10 (d) forming a second liner insulating layer of silicon nitride over said first liner insulating layer, said second liner insulating layer having a thickness of 20 nm or thicker;

(e) depositing an isolation layer of silicon oxide by plasma CVD, said isolation layer burying a recess defined by said second liner
15 insulating layer;

(f) polishing and removing an unnecessary region of said isolation layer by using said stopper layer as a polishing stopper; and

(g) etching said stopper layer.

20 2. The method of manufacturing a semiconductor device according to claim 1, wherein said step (e) comprises:

(e1) depositing a third liner insulating layer of silicon oxide over said second liner insulating layer by plasma CVD at a first bias;
and

25 (e2) depositing an isolation layer of silicon oxide by plasma

CVD at a second bias higher than the first bias, said isolation layer burying a recess defined by said third liner insulating layer.

3. The method of manufacturing a semiconductor device according to claim 2, wherein the first bias in said step (e1) is no bias.

4. The method of manufacturing a semiconductor device according to claim 2, wherein said step (e1) includes a step of performing pre-heating at 400 °C to 450 °C and a next step of forming said third liner insulating layer of silicon oxide.

5. The method of manufacturing a semiconductor device according to claim 2, wherein said step (e1) deposits said third liner insulating layer of silicon oxide by diode parallel plate plasma CVD.

6. The method of manufacturing a semiconductor device according to claim 2, wherein said step (e2) is executed by using an inductive coupling plasma CVD system.

7. The method of manufacturing a semiconductor device according to claim 1, further comprising after said step (d), the step of performing annealing at 1000 °C to 1150 °C.

8. The method of manufacturing a semiconductor device according to claim 1, wherein said second liner insulating layer has a tensile stress

of 1.2 GPa or larger.

9. The method of manufacturing a semiconductor device according to claim 1, wherein the plasma CVD is high density plasma CVD.

5

10. A method of manufacturing a semiconductor device comprising the steps of:

(a) forming a polishing stopper layer over a surface of a semiconductor substrate;

10 (b) forming a trench in said semiconductor substrate by etching said stopper layer and said semiconductor substrate;

(c) forming a first liner insulating layer of silicon oxide over a surface of said semiconductor substrate exposed in said trench;

15 (d) forming a second liner insulating layer of silicon nitride over said first liner insulating layer;

(e1) depositing a third liner insulating layer of silicon oxide over said second liner insulating layer by plasma CVD at a first bias;

20 (e2) depositing an isolation layer of silicon oxide by plasma CVD at a second bias higher than the first bias, said isolation layer burying a recess defined by said third liner insulating layer;

(f) polishing and removing an unnecessary region of said isolation layer by using said stopper layer as a polishing stopper; and

(g) etching said stopper layer.

25 11. The method of manufacturing a semiconductor device according

to claim 10, wherein the first bias in said step (e1) is no bias.

12. The method of manufacturing a semiconductor device according to claim 10, wherein said step (e1) includes a step of performing
5 pre-heating at 400 °C to 450 °C and a next step of forming said third liner insulating layer of silicon oxide.

13. The method of manufacturing a semiconductor device according to claim 10, wherein said step (e1) deposits said third liner insulating
10 layer of silicon oxide by diode parallel plate plasma CVD.

14. The method of manufacturing a semiconductor device according to claim 10, wherein said step (e2) is executed by using an inductive coupling plasma CVD system.

15

15. The method of manufacturing a semiconductor device according to claim 10, further comprising after said step (d), a step of performing annealing at 1000 °C to 1150 °C.

20 16. The method of manufacturing a semiconductor device according to claim 10, wherein said second liner insulating layer has a tensile stress of 1.2 GPa or larger.

17. The method of manufacturing a semiconductor device according to claim 10, wherein the plasma CVD is high density plasma CVD.
25

18. The method of manufacturing a semiconductor device according to claim 10, wherein the second liner insulating layer has a thickness of 8 nm or thinner.

5

19. A method of manufacturing a semiconductor device comprising the steps of:

(a) forming a polishing stopper layer over a surface of a semiconductor substrate;

10 (b) forming a trench in said semiconductor substrate by etching said stopper layer and said semiconductor substrate;

(c) forming a first liner insulating layer of silicon oxide over a surface of said semiconductor substrate exposed in said trench;

15 (d) forming a second liner insulating layer of carbon-containing silicon nitride over said first liner insulating layer;

(e) depositing an isolation layer of silicon oxide by plasma CVD, said isolation layer burying a recess defined by said second liner insulating layer;

20 (f) polishing and removing an unnecessary region of said isolation layer by using said stopper layer as a polishing stopper; and

(g) etching said stopper layer.

20. The method of manufacturing a semiconductor device according to claim 19, wherein said step (d) deposits the carbon-containing
25 silicon nitride layer by chemical vapor deposition using organic silicon

source gas, or a combination of silicon source gas and an organic gas.

21. The method of manufacturing a semiconductor device according to claim 19, wherein said step (d) deposits the carbon-containing
5 silicon nitride layer by chemical vapor deposition using bis-tertial butylaminosilane (BTBAS) and ammonia as source gas.

22. The method of manufacturing a semiconductor device according to claim 21, wherein said step (d) is carried out at a substrate
10 temperature of 550 °C - 580 °C.

23. The method of manufacturing a semiconductor device according to claim 19, wherein said step (g) is carried out under such condition that etching rate for the second liner insulating layer is smaller than
15 etching rate for the silicon nitride layer of said stopper layer.

24. A semiconductor device comprising:
a semiconductor substrate;
a trench formed in said semiconductor substrate, and
20 defining active regions;
a first liner layer of silicon oxide covering surface of each said trench;
a second liner layer of carbon-containing silicon nitride formed over said first liner layer;
25 an isolation region of silicon oxide formed over said

second liner layer and filling said trench; and

a p-channel MOS transistor formed in one of said active regions.

5 25. The semiconductor device according to claim 24, wherein said second liner layer has a tensile stress larger than 1.2 GPa.

26. The semiconductor device according to claim 24, wherein said second liner layer does not form a divot relative to surface of the
10 semiconductor substrate.

27. The semiconductor device according to claim 24, further comprising an n-channel MOS transistor formed in another of said active regions, forming CMOS configuration with said p-channel MOS
15 transistor.

28. The semiconductor device according to claim 24, further comprising:

interlevel insulating layers covering said CMOS
20 configuration, and having low UV absorption coefficient;

multi-layer wiring formed in said interlevel insulating layers.